Abstruct-The ADSP-21020 digital signal processor (DSP) was originally designed by Analog Devices Incorporated (ADI) for high performance audio and video signal processing functions in commercial applications. However, the same functionality is needed for military and space applications related to imaging and communications. Consequently, the original design was licensed to BAE Systems (formerly Lockheed Martin Space Electronics and Communications) [l] and Atmel Wireless and Microcontrollers (formerly Temic Semiconductors) [2] for the development of radiation tolerant versions. Both companies presently offer the radiation tolerant parts for applications in space and missile systems. However, each company targeted a slightly different market segment and their products have different radiation hardness levels. The two companies specify the radiation hardness levels differently, and neither provides information on ionizing dose rate performance. The purpose of the work described in this paper was to develop and implement a radiation test methodology to characterize parts from each vendor in a common set of environments. The goal was to obtain a uniform set of data to permit direct comparison of response among the commercial and radiation tolerant devices from each vendor.
The results reported here permit a comparison of 21020 DSPs from each of three vendors. Devices from AD1 exhibit radiation response expected of non-hardened parts from commercial complementary metal oxide semiconductor (CMOS) technologies, although their total ionizing dose (TID) hardness was somewhat better than expected. These commercial parts fail between 24 krad (Si) and 64 h a d (Si). The BAE Systems parts showed no significant change in standby current and no functional failures up to a dose of 2 M a d (Si), where the testing was stopped. The dose rate hardness was consistent with the extremely thim epitaxial layer used in their radiation hard technology. The single event effects (SEE) hardness of the BAE Systems parts was comparable to the commercial parts as expected since the storage elements were not hardened. The Atmel parts showed TID hardness in excess of their 100 h d (Si) specification even at the 100 rad (Si) per second dose rate. Their dose rate hardness fell between the commercial and BAE Systems devices, probably reflecting a relatively thick epitaxial layer. Their SEE hardness was quite good as a result of design hardening of the storage elements. This project leverages non-developmental items of France and Austria to provide DSP products within these US. defense satellites more quickly and economically than the normal acquisition development process.
The FCT Project Goal
A French version of the ADSP-21020 DSP from Atmel and the Austrian Aerospace's Digital Receiver Processor Module (DRPM) were compared with the BAE Systems DSP and TRW's AEHF controller circuit hoard respectively.
The sponsoring US. defense satellite programs' interests gave radiation requirements to evaluate the target products. Each product's relative performance advantages led to future procurement potential during engineering manufacturing development of the sponsoring satellite systems.
This FCT project's goal is to reduce the acquisition cycle time and research, development, test and evaluation expenditures while enhancing standardization and interoperability with worldwide commercial manufacturing sources. This improves cooperation with foreign nations thus promoting competition while eliminating unnecessary duplication of technology solutions.
DSP Compurisons
A physical comparison of the three devices is shown in Figure 1 . The AD1 chip is shown on the left. The BAE Systems chip, the RH21020, is in the center, and the Atmel TSC21020F is on the right. The die are shown to scale. The AD1 device is the smallest with the BAE Systems and the Atmel devices being a factor of 1.14 and 1.11 larger in area, respectively. A common set of software was developed and run on each version of the DSP. The software exercised the major functional blocks and permitted both static and dynamic assessments of the device performance during irradiation. During testing, the control computer was always located in the instrumentation room. For TID testing. the PWS and ATV were also located in the instrumentation room, and the device under test (DUT) was checked for parametric and functional performance after each irradiation step. For dose rate testing, the ATV was lead brick shielded and located in the test cell so that the DUT could be exercised dynamically during the test. The ATV and the instrumentation cable were routed out of the beam to reduce noise.
The DUT hoard is shown in Figure 3 with an Atmel device in the test socket for a quad ceramic flat pack. A similar hoard with a socket for a pin grid array was used for the AD1 device. The crystal oscillator can be seen as a white square shaped object in the upper left comer of the DUT board. It provided the clock for the device under test. During irradiation, it was shielded and closely monitored to ensure that it did not fail. Chip resistors used for loading the VO terminals can be seen on each of the four sides of the DUT. Approximately 50% of standard inputs and outputs were pulled up to Vdd and 50% were pulled down to Vss during testing. For tri-state outputs, 25% were set to a high state, 25% were set to a low state, 25% were set to high impedance state and pulled up to Vdd, and 25% were set to high impedance state and pulled down to Vss. All Vss connections for the 21020 were made to a local ground plane that was floated above the universal hoard ground with a 5 milliohm resistor. The voltage across the isolation resistor was used to monitor the total chip photocurrent during dose rate tests.
The EEPROM board is shown in Figure 4 . The three EEPROMS used to store the 21020 programs are located to the left of center with the white labels. Additional control and buffer logic is also located on the EEPROM board. The DUT card plugs into the EEPROM card via the four sockets, which position the device under test directly over the hole in the card. There is a matching hole in the DUT card beneath the 21020. These holes minimize the interaction between the board and the electron beam during dose rate testing to reduce replacement currents and associated noise. For TID testing, the EEPROM card remained in the instrumentation room. A checkerboard pattem was loaded into the DUT registers, and the DUT card was detached from the EEPROM card. Bias was maintained with a battery pack, and the DUT was transported to the test cell; power then was supplied via a cable fiom the laboratory supply in the instrument room. After irradiation, the process was reversed, and the DUT was checked to determine if the pattem was still loaded.
In general, the test futures were designed to provide as much commonality as possible among the test configurations needed for the different radiation environments. This approach reduced the cost of fixturing and simplified the software development effort. The specific test procedures for each radiation environment are described in the following sections. 
TID -HIGH DOSE RATE EFFECTS

5.
The results of the tests are summarized in the plots of supply current versus dose in Figure 6 . The AD1 (commercial) devices failed between 24 krad (Si) and 64 krad (Si). One device exhibited a multiplier timing error during a 4.5 Volt test at 24 krad (Si), although it passed at higher voltages. The second device remained fully functional at all voltages up to 64 krad (Si) when the notchecker board read pattem failed. Both units bad supply currents that were out of specification at 64 krad (Si). The Atmel devices showed a functional failure in the 4.5 Volt ALU test at 320 h a d (Si). However, all four devices showed significant increases in supply current between 160 krad (Si) and 240 krad (Si) and exceeded specification at 240 h a d (Si). In general, the Atmel devices operated with much higher standby currents than the devices from the other two vendors.
The BAE Systems devices showed no significant change in standby current and no functional failures up to a dose of 2 M a d (Si), where the testing was stopped.
As shown in Figure 7 , both the commercial AD1 device and the Atmel devices exhibited significant annealing after 168 hours at 100 "C. The post-anneal supply current was actually lower than the pre-rad values for the Atmel devices. As indicated in the figure, one of the Atmel devices was annealed at room temperature for 168 hours. It also showed significant annealing although not as large as the devices subjected to high temperature. 
Annealing Effects on Supply
TID -Low DOSE RATE EFFECTS
At the conclusion of the TID evaluation in the 6oCo source, the low dose rate TID evaluation was begun. This was performed using the AFRL "' Cs source, and, as for the CO TID evaluation, the test device was placed in a leadaluminum box compliant with ASTM Standard E-1249. The limited size of the test cell allows testing of only one device at a time. The dose rate at the test device was measured with the Rad-Cal2025 dosimeter to be 0.0123 rad (Si)/sec, or approximately 1062 rad (Si)/day. Due to the time required for low dose rate tests when only one device could he tested, the test team decided to evaluate Atmel devices in the low dose rate environment. This is because the test team determined that the BAE Systems devices would probably show no trapped charge in the oxide response at the low dose rate exposures to reach their much (ten times) higher specified failure level. The Atmel devices had also heen previously tested and specified by Atmel in a low dose rate environment up to a much (ten times) lower specified failure level which could be easier to achieve. As this report is being \hlitten, the fust Atmel device is undergoing the low dose rate irradiation and evaluation. Figure 8 shows the setup for the low dose rate irradiation. As expected the commercial devices from AD1 exhibited the lowest upset thresholds. In general, they could not be reliably used above a dose rate of approximately 1.OE8 rad (Si)/s. The Atmel devices could be used up to 5.0E8 rad (Si)/s, and the BAE Systems devices could be used to 1.OE9 rad (Si)/% The relative dose rate hardness for the three device types is also reflected in their photocurrent response. Figure 10 is a graph of the peak photocurrent for a typical device from each manufacturer.
As shown in Figure IO , the photocurrents for the AD1 device as measured at the Vss terminal were much larger than those for either the Atmel or the BAE devices. The AD1 photocurrents also exhibited a much longer decay time. Taken together these indicate that the AD1 devices were either fabricated on a non-epitaxial substrate or that the substrate layer was very thick. The Atmel devices exhibited a consistently larger photocurrent than the BAE devices, although the waveshapes were similar for each device type and essentially followed the radiation pulse. This indicates that both devices were fabricated on an epitaxial substrate. The BAE substrate was much thinner in keeping with their normal processing practices [3] . In general, the photocurrent measurements were consistent with the observed upset thresholds.
Photocurrent Comparison
SINGLE EVENT EFFECTS
Single event effects testing of the Atmel and BAE Systems devices was carried out at the Lawrence Berkeley Laboratory Winch cyclotron facility. Ions with linear energy transfer (LET) values of 2.0, 3.2, 9.8, 21.9,29.6 and 53.7 MeV-cm*/mg were used. The configuration of the test hardware for the SEE testing is shown in Figure 11 . The test devices exercise in vacuum as heavy ion irradiation occm.
09 Table 1 The test setup is shown in' Figure 12 . The Bus Access Storage and Comparison System (BASACS) is a "home made" logic analyzer test system which interfaces to a computer, and which is used to test various types of digital signal processors. BASACS can record the correct output signature of a DUT while the DUT is not in the beam line.
Then it compares the DUT outputs with the recorded signature during exposure to a particle beam. This technique is called the "virtual golden chip" method. If the real "golden chip" method were used, the outputs of one device under beam would have been compared with those of another device ("golden chip") running at the same time outside of the beam. When a "golden chip" is replaced by a memory (storing the correct output signature), it becomes a "virmal golden chip". The record of correct output can be accumulated during a dry run without a beam. It can then be transferred and stored in the computer for future testing of that particular DUT. The DRPMs were manufactured with an integral DSP adapter socket to facilitate DSP exchanges for consecutive exposures. Proprietary Austrian Aerospace test software was used to exercise the board during the exposures. Since multiple DRF' Ms were available, a "golden chip" test philosophy described earlier in this paper was applied and used to compare each DSP's upset characteristics. Limited size of the TID -low dose rate test cell permitted only high dose rate TID effects testing with the DRPM. The Air Force Research Laboratory (AFRL) %o source used for testing provided a dose rate of 100 rad (Si)/s. Two DRPMs, one with an Atmel device another with a BAE Systems DSP, were exposed to radiation within a Pb-AI shielded box as specified in ASTM Standard E-1249. The proprietary Austrian Aerospace test software was once again used to exercise and hctionally test the DRPM operation during irradiation. Failures that occur on the two different DSP populated DPRMs were defmed at the radiation level that a specific electronic component contributed to intermitkent or no further circuit board operations.
CONCLUSIONS
The results reported here permit a comparison of 21020 DSPs &om each of three vendors. Devices l?om AD1 exhibit radiation response expected of non-hardened devices fiom commercial CMOS technologies, although their TID hardness was somewhat better than expected.
The BAE Systems devices showed excellent TID hardness.
The dose rate hardness was consistent with the extremely thin epitaxial layer used in their radiation hard technology. The SEE hardness of the BAE Systems devices was comparahle to the commercial devices as expected since the storage elements were not hardened.
The Atmel devices showed TID hardness in excess of their 100 b a d (Si) specification even at the 100 rad (Si)/s dose rate. Their dose rate hardness fell between the commercial and BAE Systems devices, probably reflecting a relatively thick epitaxial layer. The SEE hardness of the Atmel devices was quite good as a result of design hardening of the storage elements.
The first DSP circuit board radiation test data analysis results and preliminary performance estimates were provided to the respective manufacturers and satellite program offices. A final FCT report can be obtained from AFRL or the DoD FCT program office. Production of these foreign products now provides the demonstrated radiation resilience required for future defense satellites. 
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